ABSTRACT: A positive shift in the Dirac point in graphene field-effect transistors was observed with Hall-effect measurements coupled with Kelvin-probe measurements at room temperature. This shift can be explained by the asymmetrical behavior of the contact resistance by virtue of the electron injection barrier at the source contact. As an outcome, an intrinsic resistance is given to allow a retrieval of an intrinsic carrier mobility found to be decreased with increasing gate bias, suggesting the dominance of short-range scattering in a single-layer graphene field-effect transistor. These results analytically correlate the field-effect parameters with intrinsic graphene properties.
ver since graphene was identified as a promising electronic material for newly emerging applications, there have been numerous studies on its material properties and associated device performance. 1−8 This has led to a study of new device architectures and, in particular, attempts to identify the role of contact materials with the graphene layer, 9−11 suggesting that contact properties significantly limit the performance of graphene devices. At the same time, there has been equally important emphasis on the study of the intrinsic electronic properties of "bulk" graphene. 4−6 For example, it has been reported that the Dirac cones of a suspended graphene layer are reshaped by carrier interaction effects associated with the carrier density in graphene. 8, 12 However, when used as the channel in a field-effect device, it is important to understand how the graphene material properties correlate with device characteristics. In this regard, it has been reported that the Dirac point can be shifted due to contact properties at the source and drain electrodes, which was observed either by a four-point probe measurement at low temperatures, 13 (e.g., 60 K), or by employing different work-function metals for the source and drain electrodes. 14−16 Although there have been previous studies on the effects of contacts on graphene fieldeffect devices, these have not been used to understand how the intrinsic properties, such as contact effects, Dirac point, carrier density, and intrinsic carrier mobility, are influenced at room temperature by an orthogonal electric field, and their interrelation in a field-effect structure. This constitutes the focus of the investigations presented in this work.
Using a combination of Hall-effect and Kelvin-probe measurements at room temperature, we examine the symmetry in the behavior of the intrinsic resistance, as a function of gate bias, retrieved from the incongruity in the contact and extrinsic resistances of the device. The resulting positive shift in the extrinsic Dirac point, from that of the intrinsic counterpart is explained by the asymmetrical behavior of the contact resistance as a function of gate bias, suggesting the presence of an injection barrier for electrons by virtue of the higher work-function of the nickel (source contact) electrode, compared to the graphene layer. In addition, Dirac voltage is observed to be the common intercept for the linear variation in electron and hole carrier densities. From the extracted intrinsic resistance and carrier density, the intrinsic carrier mobility is retrieved showing its decrease with increasing gate bias. This suggests dominance of short-range scattering, the rate of which can increase as more carriers are induced by a higher gate bias, and has been observed previously in single-layer graphene. These results provide analytical insight into the underlying physics across the field-dependent intrinsic parameters, while maintaining a consistency with earlier reports. Figure 1 shows representative results from Hall-effect measurements coupled with Kelvin-probe measurements of a graphene field-effect transistor; the detailed fabrication process has been published elsewhere 17, 18 and can also be found in the Supporting Information. The photomicrograph of the measured test structure is shown in Figure 1a . The electrodes on the x-axis are used to measure the internal voltage drops and those on the y-axis are used to measure the Hall voltage (V H ). The source (S) and drain (D) electrodes are on an oxidized highdoped silicon wafer, which serves as the gate (G). The gate bias (V GS ) is swept at a constant drain bias (V DS ) in the presence of a magnetic field (B) applied orthogonally (i.e., along the z-axis) and uniformly over the graphene layer. Along with this, a drain current (I DS ) at a small drain bias (V DS ) and the equivalent extrinsic resistance (i.e., R ext = V DS /I DS ) are measured as a function of V GS for B = 0.45 T, as seen in Figure 1c . Here, V DS is fixed at 10 mV, which is sufficiently smaller than the gate bias and thermal voltage (∼26 mV at room temperature, i.e., 300 K) to satisfy the gradual channel approximation. 19 In addition, the voltage levels (V x1 , V x2 ) at the nodes of x 1 and x 2 are measured while measuring the voltage levels (V y1 , V y2 ) at the nodes y 1 and y 2 , as a function of V GS , respectively (see Figures 1d and 1e , respectively). Here, the extrinsic Dirac voltage (i.e., V Dirac ext ) is retrieved at the minimum point of I DS (i.e., the peak of R ext ), which is consistent with V GS at which V y1 = V y2 . Note that the extrinsic Dirac voltage can be shifted due to atmospheric absorption. 19 Based on the experimental results discussed with Figure 1 , the gate-voltage dependence of the intrinsic parameters of the graphene device is shown in Figure 2 . First, the contact resistance (R C ) is found from the difference between R ext and the intrinsic resistance (R int ), i.e., R C = R ext − R int , which are functions of V GS , respectively. Here, R int is described by the following relation: To explain this theoretically, a conceptual band diagram is shown in Figures 2c and 2d . First, Figure 2c shows the impeded electron injection at V GS = V Dirac int , before R ext reaches its peak, in which the injected electron density (n inj ) is still less than the injected hole density (p inj ), even when n = p = p inj in the graphene layer at V GS = V Dirac int . Here, n and p are the respective free electron and hole densities within the graphene layer. In contrast, R ext at V GS = V Dirac ext now exhibits its peak when there is sufficient electron injection due to higher gate bias, resulting in n inj = p inj = p < n, as indicated in the conceptual band diagram seen in Figure 2d . Here, a higher gate bias induces more electrons in the channel, making the Schottky barrier narrower at the source contact, eluding to higher electron injection (n inj ). When n inj is balanced with injected holes (p inj ), the extrinsic resistance (R ext ) exhibits its peak at V GS = V Dirac ext . We now extract the free electron (n) and hole (p) densities within the graphene layer from the Hall-effect measurements (see Figure 1e) , each as a function of V GS , using the following relation:
where q is the elementary charge. As seen in Figure 2b 
ACS Applied Materials & Interfaces
Letter rather than at V Dirac ext . This further confirms that the peak of R int is the intrinsic point for n = p. Here, the slope of the extrapolation line is proportional to the gate capacitance (C G ), as labeled in Figure 2b .
Using the results in Figures 2a and 2b , a field-effect mobility of the graphene transistor can be retrieved. In addition, there are two types of the field-effect mobility, depending on whether the contact effect resides. One of them is the intrinsic carrier mobility (μ int ), where the contact effect is removed. Moreover, it can be extracted using the following macroscopic definition:
where Q n,p = C G |V GS − V Dirac int | = qn or qp. Similarly, the extrinsic mobility (μ ext ) with the contact effect, as the other type, can be defined as μ ext = (R ext Q n,p ) −1 . Figure 3a shows the extracted μ int and μ ext for electrons and holes, respectively. As can be seen, μ int is higher than μ ext . In particular, the difference between μ int and μ ext for electrons is much higher than the case of the hole mobility. This reflects the asymmetrical behavior of the contact resistance, as a function of gate bias, as discussed earlier with Figure 2a . As another observation from Figure 3a , the μ int for both electrons and holes is found to be decreased as the gate bias increased. Since the carrier density is linearly proportional to the gate voltage in regimes A and B, i.e., qn, qp = C G |V GS − V Dirac int |, where each carrier mobility decays (see also Figure 2b ), μ int can be replotted as a function of the carrier density, as shown in Figure 3b . From this, we find that μ int is inversely proportional to the carrier density. This behavior can be explained with the short-range scattering model. 23−25 This trend is consistent with the expected behavior of a single-layer graphene transistor. 24, 25 In order to explain the intrinsic mobility behavior, the following microscopic definition of the intrinsic mobility, based on the short-range scattering model, is employed:
where v F is the Fermi velocity, τ S the short-range scattering time, and E F the Fermi energy. From eqs 3 and 4, the carrier density (n, p) is represented as a function of |E F |/τ S ,
With eq 5, the correspondence between the carrier density and |E F |/τ S is computed for v F = 10 8 cm/s, as seen in Figure 3c , clearly confirming their proportionality.
24, 25 These results indicate that the dominance of the short-range scattering is proportional to the carrier density in a single-layer graphenebased field-effect transistor.
A combination of Hall-effect measurements and Kelvinprobe measurements shows a shift in the extrinsic Dirac point from the intrinsic counterpart, suggesting the presence of an electron injection barrier and, hence, asymmetrical contact resistance, as a function of gate bias. This indicates that the Dirac point is shifted by not only the polarity of the graphene layer but also by the contact properties at the source and drain junctions. In addition, the intrinsic carrier mobility is found to be decreased as the gate bias increased, which is due to an increased short-range scattering of induced carriers in a single layer graphene-based field effect transistor. These results provide analytical physical insight into the correlation between the field-effect parameters and intrinsic material properties.
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